Štátna vedecká knižnica v Košiciach - Hlavná 10, 042 30 Košice, tel. +421918245888, e-mail: svkk@svkk.sk Skip to content Forgot Password
VuFind
  • 0 items (Full)
  • Sign up
  • Log Out
  • Institutional Login
  • Studyroom
    • Book studyroom
    • American Center
    • Serial studyroom
    • Germen Library
    • Studyroom Main Hall
    • Regional publication
    • Rare and old books
  • Digital collection
    • Books
    • Newspapers
    • E-book
    • Records
  • Language
    • Slovenčina
    • English
Advanced
  • Channels
  • Wafer scale integration 3. :
Search for more channels:

Similar Items: Wafer scale integration 3. :

Introduction to multichip modules. /

VLSI-Systeme. /

Simulation techniques and solutions for mixed-signal coupling in integrated circuits. /

High performance memories. : New architecture DRAMs and SRAMs - evolution and function. /

Gallium arsenide digital integrated circuit design. /

VLSI fault modeling and testing techniques. /

Moderne integrierte Schaltkreise für Rundfunkempfänger. /

269 integrovaných obvodů. : Lineárních, TTL, CMOS.

Integrované obvody 2. : Nejdůležitější údaje. HCMOS. Mikropočítačové součástky. HC-TTL. Audio. Přídavná zařízení mikropočítačů.

Od logických obvodů k mikroprocesorům. Díl 3, Metody systémového návrhu /

Analóg integrált áramkörök rádiókészülékekben. /

Computer aids for VLSI design. /

IC master. Volume 1, Selection guides and function index.

IC master. Volume 2, Part number index/guide alternate sources 1994.

IC master. Volume 3, Advertisers technical data 1994.

Analog circuit design. : Art, science, and personalities. /

Analog signal generation for built-in-self-test of mixed-signal integrated circuits. /

Microelectronic devices and circuits. /

ESD : failure mechanisms and models /

Integrované obvody 1. Časť 1., Fyzikálne problémy unipolárnych štruktúr. /

Author: Sami, Mariagiovanna

Wafer scale integration 3. : Proceedings of the 3 IFIP WG 10.5 workshop on wafer scale... Como,Italy, 6-8 June 1989. /

Silicon architectures for neural nets : proceedings of the IFIP WG 10.5 Workshop on Silicon Architectures for Neural Nets, Saint Paul de Vence, France ... 1990 /

EUROMICRO symposium on microprocessing and microprogramming / EUROMICRO: (2nd: 12-14 October, 1976: Venice).


Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • New Items

More opac

  • Historical fonds
  • Bibliography
  • Online name card catalog

Need Help?

  • Search Tips
  • FAQs